Image from Amazon.com
Image from Google Jackets
Image from OpenLibrary
CHIP DESIGN FOR SUBMICRON VLSI : CMOS LAYOUT AND SIMULATION
Publication details: CENGAGEISBN:- 9788131501955
| Item type | Current library | Call number | Status | Barcode | |
|---|---|---|---|---|---|
Books
|
IET Lucknow Central Library | 621.395 UYE (Browse shelf(Opens below)) | Available | 26810 | |
|
Books
|
IET Lucknow Central Library | 621.395 UYE (Browse shelf(Opens below)) | Available | 26811 | |
|
Books
|
IET Lucknow Central Library | 621.395 UYE (Browse shelf(Opens below)) | Available | 26812 | |
|
Books
|
IET Lucknow Central Library | 621.395 UYE (Browse shelf(Opens below)) | Available | 26813 | |
|
Books
|
IET Lucknow Central Library | 621.395 UYE (Browse shelf(Opens below)) | Available | 26814 |
There are no comments on this title.
Log in to your account to post a comment.