Amazon cover image
Image from Amazon.com
Image from Google Jackets
Image from OpenLibrary

VERILOG DIGITAL SYSTEM DESIGN RT LEVEL SYNTHESIS, TESTBENCH AND VERIFICATION

By: Publication details: TMHEdition: 2ISBN:
  • 9780070252219
Tags from this library: No tags from this library for this title. Log in to add tags.
Holdings
Item type Current library Call number Status Barcode
Books Books IET Lucknow Central Library 621.395 NAV (Browse shelf(Opens below)) Available 32759
Books Books IET Lucknow Central Library 621.395 NAV (Browse shelf(Opens below)) Available 32760
Books Books IET Lucknow Central Library 621.395 NAV (Browse shelf(Opens below)) Available 32761
Books Books IET Lucknow Central Library 621.395 NAV (Browse shelf(Opens below)) Available 32762
Books Books IET Lucknow Central Library 621.395 NAV (Browse shelf(Opens below)) Available 32763

There are no comments on this title.

to post a comment.
Hosted @ IET Lucknow,  Maintained by GPCF, Computer Center, CSED IET Lucknow. Koha Community Statistics